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ABSTRACT 
Development of an experimental fractionat frequency 
multiplier achieving coherence through harmonic and subharmonic 
operations is described. Step-recovery diodes a r e  used in high 
order,  high efficiency frequency changing circuits, operating 
between S-band and VHF frequencies. 
operations a r e  required, eliminating the need for stable local 
oscillators, 
No frequency mixing 
The complete unit operates on an input of 2101.8 MHz 
and delivers 2282.5 MHz. 
Measurements of bandwidth,coherence and phase 
stability a r e  described. A IAT hog 
iii 
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I. INTRODUCTION 
This report covers the development of an experimental fractional 
frequency multiplier having a 240/221 ratio of output to input frequencies. 
A signal a t  2101.8 MHz is successively operated on by charge-storage diode 
subharmonic and harmonic generators to produce an output a t  2282.5 MHz. 
Since al l  the frequency changes involve harmonic operations, coherence is 
achieved without use of phase-lock loops and no high stability local oscillators 
a r e  required. The only power input to the system other than the input signal 
is the dc input to two transistor amplifiers operating a t  VHF frequencies. 
High efficiency is obtained in both the subharmonic and harmonic 
operations through the use of charge-storage diodes. 
this same contract resulted in the observation that high order,  high efficiency 
subharmonic generation was possible with charge-storage (step-recovery, 
Earl ier  work under 
snap-off diodes). 1, 2 
The basic scheme of the fractional frequency multiplier chain is 
shown in Fig. 1. Other arrangements might have been employed, however, 
the one shown seemed to be most practical for several  reasons,  
a) frequency changes between UHF and VHF frequencies or conversely with 
distributed constant circuitry a t  the UHF frequencies and lumped constants a t  
VHF; b) amplification a t  convenient VHF frequencies; c) desirable levels, 
particularly in the case of the subharmonic generator stages; d) availability 
of off-the-shelf components including diodes. 
These include: 
The two transistor amplifier stages were required in order to 
operate the various frequency changers a t  satisfactory levels and to obtain 
the desired output level. 
SMITH ELECTRONICS, INK.  
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11. FREQUENCY DIVIDERS 
A. Theorv 
3 
Frequency division is accomplished by charge-storage diode 
subharmonic generators. 
approximates that of an  ideal varactor , the Manley-Rowe4 frequency 
power relations apply and subharmonic operation is possible. In this 
application, the charge-storage diode is attractive because i ts  high degree 
of non-linearity permits operation a t  relatively low signal levels with good 
efficiency. 
If i t  is assumed that the behavior of the diode 
3 
The circuitry employed for frequency division makes provision 
for  matching a t  input and output frequencies, and i n a r p o r a t e s  idler tuning 
a t  a frequency ( n -  1) f where f is the output frequency and the input fre- 
quency is nf. 2,  5 
B. Circuit Development 
F igure  2 gives the circuit schematic of the f 17 stage and Fig. 3 
the component layout. The f 13 stage is v e r y  similar. 
A two-stage coaxial resonator is employed a t  the input frequency 
of 2101.8 MHz, primarily for matching, although in the case of the + 13 stage 
considerable rejection of spurious frequencies from preceding stages also 
results,  A VSWR of less than 1.2  is readily achieved. 
A T-network, consisting of G5,  c6 and L4, provides output match- 
ing a t  123.64 MHz and some low pass filtering. 
capacitors are used because of the wide variation of capacitance values en- 
countered during tuneup and because they permit fine adjustment of the 
somewhat critical parameters. 
Glass and quartz piston 
The step-recovery diode is connected in a se r i e s  configuration 
between the input cavity loop coupling, and the output matching network. 
Bypassing of the input and idler currents is provided by C4 and L 3' 
The idler tuning is accomplished by the resonant circuit consisting 
of C3 and Lz, inductively coupled to the diode, Other arrangements tried 
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included coaxial cavity tuning and direct connection of a lumped constant 
idler circuit to the diode. 
satisfactory and simple method of idler tuning. 
The present arrangement proved to be a very 
The bypass capacitor C and variable piston capacitor C make a 1 2 
substantial contribution to the obtaining of stable harmonically-locked opera- 
tion. 
good operation obtainable a t  several different settings of C2. 
These components seem to perform a phase adjusting function, with 
Biasing of the diode is accomplished by resis tors  R1 and RZe 
Self-bias operation seems to be quite satisfactory, and fixed bias operation 
was therefore not considered seriously. The method of selecting the diode 
w a s  the same as would be employed for  a frequency multiplier intended for 
the same frequency span as the divider, i .e. multiplying from 123.64 MHz 
to 2101.8 MHz. Multiplier diode selection is discussed in Section 111. 
Adjustment of the subharmonic generator is not easy. 
cedure followed a t  SEI utilizes a spectrum analyzer to observe the output, 
and continuous monitoring of input match using a circulator and reflected 
power meter.  
quency, which by mixing with the input signal provides a signal a t  the output 
frequency permitting rough tuning of all  components. 
The pro- 
Initially, a hybrid is used to inject a signal a t  the idler fre- 
As proper tuning is approached a tendency for oscillation to occur 
near  the subharmonic frequency is observed. 
be removed and adjustment continued until locked oscillation a t  the output 
frequency is obtained, 
for maximum output and bandwidth. 
is helpful in the final stages of tuneup. 
The injected idler can then 
Fine tuning beyond this point consists of adjustment 
Frequency modulation of the input signal 
Efficiencies approaching l /n were obtained with both divider stages. 
However, in final tuneup some sacrifice of efficiency was tolerated in favor 
of improved bandwidth. 
SMITH ELECTRONICS,  I N C  
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111. FREQUENCY MULTIPLIERS , 
The X 1 5  and X16 frequency multiplier stages use step-recovery 
Figure 4 is  the schematic of diodes in a rather straightforward manner. 
the X 15 multiplier, with input a t  123.64 MHz and output a t  1854.53 MHz. 
Figure 5 shows the component layout. 
provided a t  the input frequency and coaxial resonators a r e  used at  the output 
for matching and bandpass filtering. Again, self-bias is  used, 
Matching and low-pass filtering a re  
Selection of the step-recovery diode is on the basis of sufficiently 
short  transition time to accommodate the output frequency and long enough 
minority c a r r i e r  lifetime for the input frequency. The M A 4 7 5 4  diode has a 
maximum transition time le88 than half a period a t  2282.5 MHz and its  mini- 
mum rated lifetime is 2.5 times a period at  123.64 MHz. 
diode is used in all  stages of the chain. 
Therefore this 
Efficiencies approaching those reported in the literature were 
obtained with both multiplier stages. However, i t  was observed that the 
highest efficiencies were only obtained with what appeared to be a locked- 
oscillation mode of operation. 
sensitive to load impedance variation. 
what lower efficiencies with good load stability. 
In this condition the multipliers proved to be 
They were therefore tuned for some- 
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IV. AMPLIFIERS 
Two transistor amplifier stages a re  incorporated. Since the 
frequencies, 123.64 MHz and 142.66 MHz a re  quite close, the same design 
is used for both, with only minor component differences. 
20 dB gain with stable operation is readily achieved. 
supply voltage limits performance somewhat, tending to result  in some non- 
linearity , However, proper biasing results in quite satisfactory operation, 
In both cases,  
The use of 9 volt 
In each case,  an amplifier follows a divider stage. Since the 
dividers a re  somewhat sensitive to load impedance, the amplifiers tend to 
isolate them from succeeding stages, and this contributes to the stability of 
the system. 
Figure 6 is the schematic of the 142.66 MHz amplifier. The 
123.64 MHz amplifier is s imilar  but has a oecond output which supplies 
1.7 mw for driving another divider that will yield 9 .51  MHz a8 an auxiliary 
frequency. 
the chain but i e  not treated further in this report. 
This subsidiary function is related to the ultimate application of 
SMITH ELECTRONICS,  I N C  
1 1  
c 
0 
0 
N 
4 
I 
IC 
I 
9 
m 
m 
4 
E 
k z 
4 
.I4 
0 u 
d 
0 
P 
d 
0 
9 
.PI 
E 
12 
V. OPERATION O F  COMPLETE CHAIN 
Two complete experimental versions of the fractional frequency 
multiplier chain w e r e  fabricated, tuned and tested, 
measured performance of the f i rs t  or "AI' chain, which differs only in 
minor details f rom the second chain. 
Figure 7 shows the 
The individual modules were f i r s t  tuned for  optimum performance 
and 50 ohm match, using appropriate signal generators, etc. They were 
then operated in the chain, and optimized in sequence beginning with the 
fir iii divider. 
VIm RESULTS AND CONCLUSIONS 
As shown in F ig .  7, operation of the complete chain yields 4. 3 m w  
output a t  2282.5 MHz with an  input level of 5.6 m w  a t  2101.8 MHz. 
quency modulation of the input k l ,  84 MHz produces f 2 MHz F M  of the output 
as would be expected. 
Fre- 
The operating bandwidth of the system is considered to be the 
range of input frequencies where lock-in is maintained, where the system is 
self-starting, and where no significant spurious output responses occur as the 
input frequency is varied. 
signal level. 
input levels over which the input frequency modulation of f l .  84 MHz can be 
accommodated. 
The operating bandwidth is dependent on input 
The dynamic range is therefore considered to be the range of 
Both operating bandwidth and dynamic range are greatly influenced 
by the f i r s t  divider stage. 
width of the +17 stage with changes in input signal level. 
ments were made without retuning after the unit w a s  adjusted for operation a t  
5 .6  m w  input level. It will be observed that the operating bandwidth varies 
f rom 7 MHz to 41 MHz over the input l eve l  range of 4.2 m w  to 8.7 mw, with 
an abrupt reduction beyond 8.7 m w .  
Figure 8 shows the variation of operating band- 
These measure- 
Considerable limiting occurs  in the f i rs t  divider stage. Figure 9 
shows the variation of output level f rom 0.22 m w  to 0 ,  3 m w  a s  the input is 
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varied from 4.2  mw to 9 m w .  
dynamic range requirements of a l l  successive stages in the chain. 
The effect of this limiting is to reduce the 
Performance of the entire chain is similar to that of the +17 
stage, although some degradation of bandwidth and dynamic range occurs 
because of the many matching networks. The complete chain can be fre-  
quency modulated f 1.84 MHz a t  the input over an input level range of 3 dB. 
Moreover, the output is flat  within 1 dB over this sweep range. 
Coherence of the system was demonstrated by two methods: phase 
The two com- and magnitude cancellation and phase stability measurement. 
plete chains were operated from a common source in both cases .  
were connected through ahase and magnitude controls to a spectrum analyzer 
and adjusted for reinforcement and cancellation successively. A ratio of 
more than 46 dB between the reinforced and cancelled signals was readily 
obtained. 
The outputs 
Figures 10 and 11 show the instrumentation for phase stability. 
The rms  mea- Again both chains were operated f rom a common source. 
sured phase j i t ter  was 3.  NO-^ radians, o r  0.18O per chain. There is  
reason to believe that some of the phase noise measured is traceable to 
amplitude noise in the signal generator which is converted to FM in the 
chains. 
mis  tic. 
Therefore, i t  is believed that the above figure is  somewhat pessi- 
Figure 12 shows the completed experimental version of the frac-  
tional frequency multiplier. 
obtaining a desired coherent offset frequency by strictly harmonic and sub- 
harmonic operations. 
frequency to the input frequency without servo loops. 
a r e  required and the power input requirement to the two amplifier stages is 
v e r y  modest (C 180 mw).  Furthermore,  the device demonstrates the prac- 
t ical  application of the step-recovery diode a s  a frequency divider a s  well 
as a harmonic generator. 
The device demonstrate8 the feasibility of 
It is basically a system that phase-locks a derived 
No oscillator stages 
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